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1. INTRODUCTION
Teledata systems implemented as ei-
ther television add-ons or new set fea-
tures will require relatively complex
integrated circuits. Consumer accept-
ance of these systems will be a sensi-
tive function of their price. Thus,
the various IC technologies must be
evaluated with respect to achieving
adequate performance at minimum cost.
We have investigated the feasibility
of N-channel MOS for teledata serial-
to-parallel conversion.
2. FEATURES OF THE NMOS TECHNOLOGY
cheap. Early purchasers of scientific
calculators have witnessed considerable
erosion in the value of their invest-
ments.
NMOS integrated circuits have al-
ready been applied to functions anal-
ogous to those in teledata decoders.
The Iatest generation of CRT control-
lers are close to the complexity re-
quired for decoder output circuitry.
NMOS random access memories will almost
certainly store teledata display char-
acter ASCII codes. MOS technologies
are thus suitable for the elements of
the decoder system block diagram shown
crosshatched in figure 1.
The NMOS process is well-suited to
consumer electronics applications for
three general reasons. First, it al-
lows for very high logic functional
densities in comparison to bipolar
technologies. Second, while power
consumption per gate is considerably
greater than in complementary MOS (CMOS)
processes, NMOS is still superior to bi-
polar in this area. Finally, NMOS is
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3. NMOS INPUT CIRCUITS FOR TELEDATA
Historically, NMOS circuits have
been applied to systems where high per-
formance logic gates are unnecessary.
The teledata byte rate of approximately
700 KHz is well within these historical
limits. The key question in NMOS tele-
data input circuit design is whether or
not the technology can support data
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Figure 1 Teledata Receiving System
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Figure 2 Teledata Input Circuits
detection and serial-to-parallel con-
version functions at bit rates on the
order of 5.5 MHz. A block diagram of
teledata input circuits that must op-
erate at the bit rate is illustrated
in figure 2.
The bit rate clock generator must
acquire bit synchronization during the
12 bit clock run-in period. Several
schemes for data-derived bit synchro-
nization are summarized in ref. 2.
The Maximum A Priori (MAP) systems re-
quire a tapped delay line with a crys-
tal-generated input signal. The var-
ious taps are compared with the phase
of the clock run-in and the tap with
best agreement is selected as the lo-
cal bit clock. Extensive computer
simulations of this type of bit syn-
chronization system have demonstrated
feasibility of their implementation
in a commercial NMOS process.
Data detection can exploit some of
the most sensitive analog circuits in
MOS design-the dynamic RAM sense am-
plification circuits. These circuits
can compare teledata signal levels to
a slicing level reference stored on a
MOS capacitor. Appropriate charge
routing logic can update the reference
level to adapt to signal amplitude dis-
tortion. Whe performance of both sense
amplifiers ani pass transistor charge
transfer logic are more than adequate
for teledata bit rates.
The conversion of detected teledata
bits into a byte format for subsequent
processing is normally accomplished by
a shift register-based circuit. Simu-
lations of shift register circuits in-
dicate practical NMOS shift registers
can operate at clock rates in excess of
50 MHz. We have recently completed the
layout of an integrated serial-to-par-
allel converter to examine the details
of operation of this portion of the de-
coder input system. To minimize fabri-
cation costs, we have not utilized the
full processing complexity available to
the IC manufacturer producing the chip.
4. CONCLUSIONS
Our investigation of teledata receiver
systems indicates that NMOS performance
is currently adequate for detector in-
tegrated circuits. Thus, NMOS should
offer the most cost-effective technology
for consumer teledata decoders. An at-
tractive additional consideration is that
360
361Swanson, Sutula: An Integrated Serial to Parallel Converter for Teletext Application
technology evolution may allow for a
single chip decoder circuit by the time
broadcast standards for U.S. teledata
are adopted.
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